Connecting the Right People to the Right Jobs

Advanced Search
 

Job Details


Engineering


Electrical Engineer 6  CEDAR RAPIDS, IA  Posted: 9/9/2026
Job Description

Job ID#:

225419

Job Category:

Engineering

Position Type:

Associate - W2

Shift:

1


PDS Defense, Inc. is seeking an Electrical Engineer 6, in Cedar Rapids, IA.

 

Job Description:

 Your work will contribute to the development of cutting-edge defense solutions across Mission Systems, leveraging your expertise in the design, implementation, verification, and integration of high-performance digital FPGAs. These solutions will undergo the highest level of certification rigor in accordance with DO-254 DAL A requirements.

What You Will Do
• Requirements Management: Developing, reviewing, and maintaining hardware requirements to ensure completeness, correctness, and traceability to system-level requirements in DOORS.
• Design and Implementation: Creating complex hardware designs, often using FPGAs, that meet DAL A objectives.
• Verification and Validation: Performing rigorous verification activities, including functional testing, quantitative analysis, and reviews, to demonstrate that the hardware meets all requirements
• Tool Assessment: Evaluating and qualifying design and verification tools to ensure they do not introduce errors, especially for Level A hardware
• Documentation and Compliance: Maintaining detailed records of design decisions, verification results, and traceability matrices to satisfy certification authorities
• Cross-Functional Collaboration: Working closely with systems engineers, software teams, and certification authorities to ensure integrated system safety.

Qualifications You Must Have:
Proven experience in FPGA development and DO-254 compliance processes.
Familiarity with DO-254 DAL A, Mil-516C related certification guidance.
Expertise in verification planning, testing, and tool qualification.
Ability to produce thorough documentation and maintain traceability from requirements to implementation and verification.
• RTL coding and simulation in VHDL or Verilog
• Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure
• Testbench development for the verification of RTL blocks using VHDL or System Verilog.
• Proficiency using FPGA simulation and synthesis tools (e.g. Modelsim, Synplify, Quartus, Vivado, or other FPGA-specific tools)
• Familiarity with revision control concepts and tools (e.g. Git, Subversion)
• Ability to work with minimal supervision, team with engineers of a variety of skills and backgrounds, and matrix into projects with aggressive schedules and frequent milestones.
• Strong oral and written communication skills with the ability to document and present one's work and status
• Bachelor's Degree in applicable engineering or science field plus 4 years related experience.
• U.S. Citizenship required


Benefits offered to vary by the contract. Depending on your temporary assignment, benefits may include direct deposit, free career counseling services, 401(k), select paid holidays, short-term disability insurance, skills training, employee referral bonus, affordable medical coverage plan, and DailyPay (in some locations). For a full description of benefits available to you, be sure to talk with your recruiter.


 
Job Requirements

Minimum Security Clearance:

No Clearance

 

Military connected talent encouraged to apply.

VEVRAA Federal Contractor / Request Priority Protected Veteran Referrals / Equal Opportunity Employer / Veterans / Disabled 

To read our Candidate Privacy Information Statement, which explains how we will use your information, please visit http://www.tadpgs.com/candidate-privacy/ or https://pdsdefense.com/candidate-privacy/

The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable:

  • The California Fair Chance Act
  • Los Angeles City Fair Chance Ordinance
  • Los Angeles County Fair Chance Ordinance for Employers
  • San Francisco Fair Chance Ordinance




 

Already have an account? Login here